F. A. Urbano-Molano, V. Trujillo-Olaya, Jaime Velasco-Medina
{"title":"Design of an elliptic curve cryptoprocessor using optimal normal basis over GF(2233)","authors":"F. A. Urbano-Molano, V. Trujillo-Olaya, Jaime Velasco-Medina","doi":"10.1109/LASCAS.2013.6519014","DOIUrl":null,"url":null,"abstract":"This paper presents the design of an elliptic curve cryptoprocessor using optimal normal basis. The scalar point multiplication is implemented using random curves over GF(2233), and the finite field multiplication is implemented using bit-serial and parallel multiplication algorithms. The designed processor is flexible, parameterized and described by using VHDL. This allows achieving a good trade-off between area, performance and flexibility. The execution times to carry out the scalar point multiplication of the designed cryptoprocessor using bit-serial and parallel multiplication were 1.62 μs and 0.025 μs, respectively. The performance results show that this cryptoprocessor can be used as a hardware coprocessor for high performance reconfigurable cryptosystems.","PeriodicalId":190693,"journal":{"name":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LASCAS.2013.6519014","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
This paper presents the design of an elliptic curve cryptoprocessor using optimal normal basis. The scalar point multiplication is implemented using random curves over GF(2233), and the finite field multiplication is implemented using bit-serial and parallel multiplication algorithms. The designed processor is flexible, parameterized and described by using VHDL. This allows achieving a good trade-off between area, performance and flexibility. The execution times to carry out the scalar point multiplication of the designed cryptoprocessor using bit-serial and parallel multiplication were 1.62 μs and 0.025 μs, respectively. The performance results show that this cryptoprocessor can be used as a hardware coprocessor for high performance reconfigurable cryptosystems.