A 1 Gb multilevel AG-AND-type flash memory with 10 MB/s programming throughput for mass storage application

K. Yoshida, O. Tsuchiya, Y. Yamaguchi, J. Kishimoto, Y. Ikeda, S. Narumi, Y. Takase, K. Furusawa, K. Izawa, T. Yoshitake, T. Kobayashi, H. Kurata, M. Kanemitsu
{"title":"A 1 Gb multilevel AG-AND-type flash memory with 10 MB/s programming throughput for mass storage application","authors":"K. Yoshida, O. Tsuchiya, Y. Yamaguchi, J. Kishimoto, Y. Ikeda, S. Narumi, Y. Takase, K. Furusawa, K. Izawa, T. Yoshitake, T. Kobayashi, H. Kurata, M. Kanemitsu","doi":"10.1109/ISSCC.2003.1234305","DOIUrl":null,"url":null,"abstract":"A 1 Gb multilevel flash memory is fabricated in a 0.13 /spl mu/m CMOS process. The chip area of 95 mm/sup 2/ is achieved using AG-AND-type cells with a multilevel program cell technique and compact write-buffer. By use of constant-charge-injection programming and multi-bank operation, high-speed programming throughput of 10 MB/s achieved.","PeriodicalId":171288,"journal":{"name":"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-02-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2003.1234305","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

A 1 Gb multilevel flash memory is fabricated in a 0.13 /spl mu/m CMOS process. The chip area of 95 mm/sup 2/ is achieved using AG-AND-type cells with a multilevel program cell technique and compact write-buffer. By use of constant-charge-injection programming and multi-bank operation, high-speed programming throughput of 10 MB/s achieved.
1gb多级ag - and型闪存,具有10mb /s的编程吞吐量,适用于大容量存储应用
以0.13 /spl mu/m的CMOS工艺制备了1gb多电平快闪存储器。芯片面积为95 mm/sup 2/,采用ag - and型单元,采用多级程序单元技术和紧凑的写缓冲区。采用恒充注编程和多银行操作,实现了10mb /s的高速编程吞吐量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信