A High-Resolution Low-Power Oversampling ADC with Extended-Range for Bio-Sensor Arrays

Ali Agahl, K. Vleugels, Peter B. Griffin, Mostafa Ronaghi, James D. Plummer, B. Wooley
{"title":"A High-Resolution Low-Power Oversampling ADC with Extended-Range for Bio-Sensor Arrays","authors":"Ali Agahl, K. Vleugels, Peter B. Griffin, Mostafa Ronaghi, James D. Plummer, B. Wooley","doi":"10.1109/VLSIC.2007.4342736","DOIUrl":null,"url":null,"abstract":"A calibration-free, high-resolution ADC designed for bioluminescence sensing employs an extended-counting architecture in which the residual error from a second-order incremental SigmaDelta modulator is encoded using a successive approximation ADC. The ADC has been integrated in 0.18-mum CMOS technology and achieves a dynamic range of 90.1 dB and a peak SNDR of 86.3 dB at a conversion rate of 1MSample/sec with 38 mW power consumption.","PeriodicalId":261092,"journal":{"name":"2007 IEEE Symposium on VLSI Circuits","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"43","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2007.4342736","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 43

Abstract

A calibration-free, high-resolution ADC designed for bioluminescence sensing employs an extended-counting architecture in which the residual error from a second-order incremental SigmaDelta modulator is encoded using a successive approximation ADC. The ADC has been integrated in 0.18-mum CMOS technology and achieves a dynamic range of 90.1 dB and a peak SNDR of 86.3 dB at a conversion rate of 1MSample/sec with 38 mW power consumption.
一种用于生物传感器阵列的高分辨率低功耗过采样ADC
设计用于生物发光传感的免校准高分辨率ADC采用扩展计数架构,其中二阶增量SigmaDelta调制器的残差使用逐次逼近ADC进行编码。该ADC集成了0.18 μ m CMOS技术,在1MSample/sec的转换速率下实现了90.1 dB的动态范围和86.3 dB的峰值SNDR,功耗为38 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信