A method of increasing the stability of the zero level analog circuits based on the “Folded” cascode with the high-impedance point branch in the terms of temperature and radiation effects

N. Prokopenko, A. I. Serebryakov, N. Butyrlagin
{"title":"A method of increasing the stability of the zero level analog circuits based on the “Folded” cascode with the high-impedance point branch in the terms of temperature and radiation effects","authors":"N. Prokopenko, A. I. Serebryakov, N. Butyrlagin","doi":"10.1109/APEIE.2014.7040717","DOIUrl":null,"url":null,"abstract":"It is considered the problem of synthesis of structural and schematics of bipolar analog ICs based on the classic “folded” cascode which have a small zero-level (offset voltage, Vov) and its drift in the terms of temperature and radiation effects. Thus the basis of the modernization of the scheme are adopted by well-known basic analog IC (operational amplifiers, continuous stabilizers, voltage comparators, etc.), in which by the rules set forth below, we introduce some structural redundancy, which provides a decrease Vov and its voltage drift effect on one or two orders).","PeriodicalId":202524,"journal":{"name":"2014 12th International Conference on Actual Problems of Electronics Instrument Engineering (APEIE)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 12th International Conference on Actual Problems of Electronics Instrument Engineering (APEIE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEIE.2014.7040717","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

It is considered the problem of synthesis of structural and schematics of bipolar analog ICs based on the classic “folded” cascode which have a small zero-level (offset voltage, Vov) and its drift in the terms of temperature and radiation effects. Thus the basis of the modernization of the scheme are adopted by well-known basic analog IC (operational amplifiers, continuous stabilizers, voltage comparators, etc.), in which by the rules set forth below, we introduce some structural redundancy, which provides a decrease Vov and its voltage drift effect on one or two orders).
基于高阻抗点支路的“折叠”级联码在温度和辐射效应方面提高零电平模拟电路稳定性的方法
本文考虑了基于具有小零电平(偏置电压,Vov)及其在温度和辐射效应方面漂移的经典“折叠”级联码的双极模拟集成电路的结构和原理图合成问题。因此,该方案的现代化基础采用了著名的基本模拟IC(运算放大器,连续稳定器,电压比较器等),其中我们根据以下规则引入一些结构冗余,以提供降低Vov及其电压漂移效应在一个或两个数量级)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信