Optimization of self-aligned silicon MESFETs for VLSI at micron dimensions

Abstract

This paper discusses the experimental optimization of the structural parameters of MESFET devices using a new self-aligned MESFET structure that incorporates a source-drain extension. Detail device characteristics as a function of gate length and width are presented. Ring oscillator measurements have demonstrated speed-power products as low as 1.5 femtoJoules.