Autodiagnosis speeds turn around time

P. Ovington
{"title":"Autodiagnosis speeds turn around time","authors":"P. Ovington","doi":"10.1109/EASIC.1990.207969","DOIUrl":null,"url":null,"abstract":"As gate arrays become more complex, the test vector generations effort increases in an alarming fashion. This problem has existed for some time, and there have been many attempts at devising a solution. This paper describes Hitachi's autodiagnosis concept, which has proved to be enormously successful. Gate array development has now reached a stage of some maturity, and very high densities are being offered by some manufactures. Although, these devices are freely available there still seems some reluctance on the part of potential users to seize the opportunity of designing such devices into their systems. The reason is well understood. As the ratio of gate density of I/O pins increases rapidly, the logic in the core of the array becomes difficult to test. Basically, as the logic becomes more inaccessible from the pins, the controllability and observability fall rapidly.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] EURO ASIC `90","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EASIC.1990.207969","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

As gate arrays become more complex, the test vector generations effort increases in an alarming fashion. This problem has existed for some time, and there have been many attempts at devising a solution. This paper describes Hitachi's autodiagnosis concept, which has proved to be enormously successful. Gate array development has now reached a stage of some maturity, and very high densities are being offered by some manufactures. Although, these devices are freely available there still seems some reluctance on the part of potential users to seize the opportunity of designing such devices into their systems. The reason is well understood. As the ratio of gate density of I/O pins increases rapidly, the logic in the core of the array becomes difficult to test. Basically, as the logic becomes more inaccessible from the pins, the controllability and observability fall rapidly.<>
自动诊断加快了周转时间
随着门阵列变得越来越复杂,测试向量生成的工作量以惊人的方式增加。这个问题已经存在了一段时间,人们曾多次尝试找出解决办法。本文介绍了日立的自动诊断概念,该概念已被证明是非常成功的。门阵列的发展现在已经达到了一定的成熟阶段,一些制造商正在提供非常高的密度。尽管这些设备是免费提供的,但潜在用户似乎仍然不愿意抓住机会将这些设备设计到他们的系统中。原因很容易理解。随着I/O引脚的栅极密度比的迅速增加,阵列核心中的逻辑变得难以测试。基本上,随着逻辑变得更难以从引脚访问,可控性和可观察性迅速下降。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信