DC-110GHz continuous variable attenuator based on 65nm CMOS process

Jiamei Lv, J. Wen, Long Wang, Qingping Zhang, Yonghe Wang
{"title":"DC-110GHz continuous variable attenuator based on 65nm CMOS process","authors":"Jiamei Lv, J. Wen, Long Wang, Qingping Zhang, Yonghe Wang","doi":"10.1109/EDAPS.2017.8277052","DOIUrl":null,"url":null,"abstract":"Continuous variable attenuator with wide bandwidth has been designed and fabricated in a 65nm CMOS process. This π-type with three shunt FETs in one side demonstrates state-of-the art performance showing a minimum insertion loss of 0.13–2.48 dB and good matching across the whole band. The attenuator has a continuous controllability from DC-110GHz with an attenuation range more than 16 dB as voltage bias changed constantly varies from 0 to 1.2V. Measurements also show return loss is greater than −22dB from 10 to 110GHz. The chip size is 340×280um2 and the core area is 26×109um2.","PeriodicalId":329279,"journal":{"name":"2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDAPS.2017.8277052","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Continuous variable attenuator with wide bandwidth has been designed and fabricated in a 65nm CMOS process. This π-type with three shunt FETs in one side demonstrates state-of-the art performance showing a minimum insertion loss of 0.13–2.48 dB and good matching across the whole band. The attenuator has a continuous controllability from DC-110GHz with an attenuation range more than 16 dB as voltage bias changed constantly varies from 0 to 1.2V. Measurements also show return loss is greater than −22dB from 10 to 110GHz. The chip size is 340×280um2 and the core area is 26×109um2.
基于65nm CMOS工艺的DC-110GHz连续可变衰减器
采用65nm CMOS工艺设计并制作了宽带连续可变衰减器。这款π型的单侧有三个分流场效应管,具有最先进的性能,最小插入损耗为0.13-2.48 dB,整个频段匹配良好。该衰减器在DC-110GHz范围内具有连续可控性,当电压偏置从0到1.2V不断变化时,衰减范围大于16 dB。测量还表明,在10至110GHz范围内,回波损耗大于- 22dB。芯片尺寸为340×280um2,核心面积为26×109um2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信