30 GHz static 2:1 frequency divider and 46 Gb/s multiplexer/demultiplexer ICs in a 0.6 /spl mu/m Si bipolar technology

A. Felder, M. Moller, J. Popp, J. Bock, M. Rest, H. Rein, L. Treitinger
{"title":"30 GHz static 2:1 frequency divider and 46 Gb/s multiplexer/demultiplexer ICs in a 0.6 /spl mu/m Si bipolar technology","authors":"A. Felder, M. Moller, J. Popp, J. Bock, M. Rest, H. Rein, L. Treitinger","doi":"10.1109/VLSIC.1995.520713","DOIUrl":null,"url":null,"abstract":"High-speed digital functions realised as a 30 GHz static frequency divider and 46 Gb/s multiplexer and demultiplexer are presented. These ICs demonstrate the speed potential of silicon bipolar technology obtained by optimized combination of well-proven transistor concepts and production technology like process steps in a 0.6 /spl mu/m CMOS production environment. The measured results are record data not only for silicon but, except for the static divider, for all semiconductor technologies.","PeriodicalId":256846,"journal":{"name":"Digest of Technical Papers., Symposium on VLSI Circuits.","volume":"64 12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., Symposium on VLSI Circuits.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1995.520713","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

Abstract

High-speed digital functions realised as a 30 GHz static frequency divider and 46 Gb/s multiplexer and demultiplexer are presented. These ICs demonstrate the speed potential of silicon bipolar technology obtained by optimized combination of well-proven transistor concepts and production technology like process steps in a 0.6 /spl mu/m CMOS production environment. The measured results are record data not only for silicon but, except for the static divider, for all semiconductor technologies.
30 GHz静态2:1分频器和46 Gb/s多路复用/解路复用ic,采用0.6 /spl mu/m Si双极技术
介绍了采用30ghz静态分频器和46gb /s复用解复用器实现的高速数字功能。这些集成电路展示了硅双极技术的速度潜力,通过优化组合成熟的晶体管概念和生产技术(如0.6 /spl mu/m CMOS生产环境中的工艺步骤)获得。测量结果不仅是硅的记录数据,而且除静态分压器外,是所有半导体技术的记录数据。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信