A low-input-swing AC-DC voltage multiplier using Schottky diodes

Y. Luo, Shen-Iuan Liu
{"title":"A low-input-swing AC-DC voltage multiplier using Schottky diodes","authors":"Y. Luo, Shen-Iuan Liu","doi":"10.1109/ASSCC.2014.7008906","DOIUrl":null,"url":null,"abstract":"A low-input-swing AC-DC voltage multiplier using Schottky diodes is presented. The equivalent model of the voltage multiplier is developed and analyzed. To enhance power conversion efficiency (PCE), a matching network is added. For a multiple-stage voltage multiplier, a limiting circuit is added for over-voltage protection. A single-stage/three-stage voltage multiplier with a limiting circuit is fabricated in a 0.18μm CMOS technology and its area is equal to 0.761mm2. With the matching network, the measured maximum PCE are 31.4% and 35.8% when input amplitudes are 60mV and 160mV for a single-stage voltage multiplier and a three-stage one, respectively, at input frequency of 1MHz.","PeriodicalId":161031,"journal":{"name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"89 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2014.7008906","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A low-input-swing AC-DC voltage multiplier using Schottky diodes is presented. The equivalent model of the voltage multiplier is developed and analyzed. To enhance power conversion efficiency (PCE), a matching network is added. For a multiple-stage voltage multiplier, a limiting circuit is added for over-voltage protection. A single-stage/three-stage voltage multiplier with a limiting circuit is fabricated in a 0.18μm CMOS technology and its area is equal to 0.761mm2. With the matching network, the measured maximum PCE are 31.4% and 35.8% when input amplitudes are 60mV and 160mV for a single-stage voltage multiplier and a three-stage one, respectively, at input frequency of 1MHz.
一种使用肖特基二极管的低输入摆幅交直流电压倍增器
提出了一种基于肖特基二极管的低输入摆幅交直流倍增器。建立并分析了电压倍增器的等效模型。为了提高PCE (power conversion efficiency)效率,需要增加一个匹配网络。对于多级电压倍增器,增加了过电压保护的限制电路。采用0.18μm CMOS工艺制作了带限位电路的单级/三级电压乘法器,其面积为0.761mm2。在匹配网络下,输入频率为1MHz时,单级电压倍增器的输入幅值为60mV,三级电压倍增器的输入幅值为160mV,测得的最大PCE分别为31.4%和35.8%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信