S. Krishnan, J. Fossum, P. Yeh, O. Faynot, S. Cristoloveanu, J. Gautier
{"title":"Floating-body kinks and dynamic effects in fully depleted SOI MOSFETs","authors":"S. Krishnan, J. Fossum, P. Yeh, O. Faynot, S. Cristoloveanu, J. Gautier","doi":"10.1109/SOI.1995.526435","DOIUrl":null,"url":null,"abstract":"Fully depleted (FD) SOI CMOS is a contender for low-voltage IC applications. However, as FD/SOI MOSFETs are scaled, floating-body effects, which previously seemed insignificant, become important. In this paper, we report kinks in the measured subthreshold current-voltage characteristics of highly scaled FD/SOI MOSFETs, and we describe and model the underlying physical mechanism, showing how it differs from the familiar kink effect in partially depleted (PD) devices. The insight afforded qualifies the meaning of FD/SOI and implies new design issues for low-voltage SOI CMOS.","PeriodicalId":149490,"journal":{"name":"1995 IEEE International SOI Conference Proceedings","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1995-10-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1995.526435","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10
Abstract
Fully depleted (FD) SOI CMOS is a contender for low-voltage IC applications. However, as FD/SOI MOSFETs are scaled, floating-body effects, which previously seemed insignificant, become important. In this paper, we report kinks in the measured subthreshold current-voltage characteristics of highly scaled FD/SOI MOSFETs, and we describe and model the underlying physical mechanism, showing how it differs from the familiar kink effect in partially depleted (PD) devices. The insight afforded qualifies the meaning of FD/SOI and implies new design issues for low-voltage SOI CMOS.