Interlocked test generation and digital hardware synthesis

Abstract

Digital hardware synthesis implies the use of clock mode register transfer level descriptions. A major feature of this approach to synthesis is the possibility of integrating test generation into the design and synthesis process. Preliminary synthesis makes it possible to link test search at the function level to fault enumeration at the network level. A recently developed backward state justification search has eliminated the final bottleneck in automatic test generation.<>