D. Griffith, V. Srinivasan, S. Pennisi, V. Rentala, Yu Su, S. Sankaran, I. Elahi, S. Samala, Halil Kiper, Bijit Patel, S. Akhtar, Dan Edmondson
{"title":"A 28mW WCDMA/GSM/GPRS/EDGE transformer-based receiver in 45nm CMOS","authors":"D. Griffith, V. Srinivasan, S. Pennisi, V. Rentala, Yu Su, S. Sankaran, I. Elahi, S. Samala, Halil Kiper, Bijit Patel, S. Akhtar, Dan Edmondson","doi":"10.1109/RFIC.2010.5477404","DOIUrl":null,"url":null,"abstract":"A transformer-based receiver designed in 45nm CMOS that meets WCDMA, GSM, GPRS, and EDGE system requirements is presented. The receiver requires no interstage SAW filters and consumes 20mA from 1.4V. The use of a transformer at the LNA output helps achieve high linearity by lowering the voltage swing while simultaneously providing current gain. The analog back end is implemented with two cascaded gain stages and a 2nd order ΣΔ ADC. The receiver has a gain of 60dB, noise figure of 3.0dB and an IIP2 of ≫+50dBm on both I+Q channels. The die area is 1.35mm2 for 4 bands.","PeriodicalId":269027,"journal":{"name":"2010 IEEE Radio Frequency Integrated Circuits Symposium","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Radio Frequency Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2010.5477404","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
A transformer-based receiver designed in 45nm CMOS that meets WCDMA, GSM, GPRS, and EDGE system requirements is presented. The receiver requires no interstage SAW filters and consumes 20mA from 1.4V. The use of a transformer at the LNA output helps achieve high linearity by lowering the voltage swing while simultaneously providing current gain. The analog back end is implemented with two cascaded gain stages and a 2nd order ΣΔ ADC. The receiver has a gain of 60dB, noise figure of 3.0dB and an IIP2 of ≫+50dBm on both I+Q channels. The die area is 1.35mm2 for 4 bands.