A Novel System-on-Chip Architecture for Efficient Image Processing

Abstract

Complex image processing algorithms, when implemented on chip, require a significant amount of memory. Communication between the processing elements of an image processing system consumes most of the bandwidth of the system bus. This paper presents a novel architecture for a system on chip targeting image processing applications. Main focus is placed on optimizing the communication overhead between the image processing elements. Evaluation of this architecture is made in a custom FPGA platform and in ASIC implementation.