MoS2 Based TFET: Study on Channel Thickness Dependent Performance

Shakil Mahmud Boby, R. Islam
{"title":"MoS2 Based TFET: Study on Channel Thickness Dependent Performance","authors":"Shakil Mahmud Boby, R. Islam","doi":"10.1109/CEEICT.2018.8628156","DOIUrl":null,"url":null,"abstract":"The layered two-dimensional (2D) nanoelectronic devices have pulled in colossal consideration due to their magnificent switching features and tremendous on/off current ratios. We have proposed a double gate (DG) Molybdenum Disulfide (MoS2) basedn-type tunnel field effect transistor (TFET) that offers much lower subthreshold swing $(SS)$ compared to conventional MOS devices, which is considered as a supreme figure of merit in transistor performance. Since the channel thickness, that is, the number of MoS2 layer in the channel has a remarkable influence on the device performance; determination of optimum channel thickness (no. of MoS2 layer) is the main focus in the present study. In order to do so, a closed form analytical model for tunneling current and SS are used. In particular, the impact of channel length, screening length, oxide thickness, doping concentration and oxide dielectric strength are studied as a function of channel thickness to optimize the highest band-to-band tunneling (BTBT) current and lowest SS. The results obtained in the present study reveal that the 3.9nm channel thickness (6-layer) based device gives the highest on-current with respect to 0. 65nm/1.95nm(1-layer)/(3-Iayer) based devices, although 0.65nm channel thickness (1-layer) based device shows the lowest SS.","PeriodicalId":417359,"journal":{"name":"2018 4th International Conference on Electrical Engineering and Information & Communication Technology (iCEEiCT)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 4th International Conference on Electrical Engineering and Information & Communication Technology (iCEEiCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CEEICT.2018.8628156","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The layered two-dimensional (2D) nanoelectronic devices have pulled in colossal consideration due to their magnificent switching features and tremendous on/off current ratios. We have proposed a double gate (DG) Molybdenum Disulfide (MoS2) basedn-type tunnel field effect transistor (TFET) that offers much lower subthreshold swing $(SS)$ compared to conventional MOS devices, which is considered as a supreme figure of merit in transistor performance. Since the channel thickness, that is, the number of MoS2 layer in the channel has a remarkable influence on the device performance; determination of optimum channel thickness (no. of MoS2 layer) is the main focus in the present study. In order to do so, a closed form analytical model for tunneling current and SS are used. In particular, the impact of channel length, screening length, oxide thickness, doping concentration and oxide dielectric strength are studied as a function of channel thickness to optimize the highest band-to-band tunneling (BTBT) current and lowest SS. The results obtained in the present study reveal that the 3.9nm channel thickness (6-layer) based device gives the highest on-current with respect to 0. 65nm/1.95nm(1-layer)/(3-Iayer) based devices, although 0.65nm channel thickness (1-layer) based device shows the lowest SS.
基于二硫化钼的TFET:沟道厚度相关性能研究
层状二维(2D)纳米电子器件由于其出色的开关特性和巨大的通断电流比而引起了人们的广泛关注。我们提出了一种双栅(DG)基于二硫化钼(MoS2)的隧道场效应晶体管(TFET),与传统的MOS器件相比,它提供了更低的亚阈值摆幅$(SS)$,这被认为是晶体管性能的最高指标。由于沟道厚度,即沟道中MoS2层的数量对器件性能有显著影响;最佳通道厚度的确定(no。二硫化钼层(MoS2 layer)是目前研究的重点。为了做到这一点,隧道电流和SS的封闭形式的分析模型被使用。特别地,研究了通道长度、筛选长度、氧化物厚度、掺杂浓度和氧化物介电强度作为通道厚度的函数的影响,以优化最高带对带隧道(BTBT)电流和最低SS。本研究的结果表明,基于3.9nm通道厚度(6层)的器件具有相对于0的最高导通电流。基于65nm/1.95nm(1层)/(3层)的器件,尽管基于0.65nm通道厚度(1层)的器件显示出最低的SS。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信