A Low-Voltage Low-Power Fully-Integratable Front-End for Hearing Instruments

W. Serdijn, A. C. van der Woerd, J. Davidse, A. V. van Roermund
{"title":"A Low-Voltage Low-Power Fully-Integratable Front-End for Hearing Instruments","authors":"W. Serdijn, A. C. van der Woerd, J. Davidse, A. V. van Roermund","doi":"10.1109/81.477203","DOIUrl":null,"url":null,"abstract":"In this paper, the core of a universally applicable analog integrated circuit for hearing instruments is presented: a microphone preamplifier and an input-controlled automatic gain control with an adjustable knee level. The test chip demonstrates operation down to 1.05 V and a current consumption between 80 and 125 ¿A. The full-custom chip area in a 2.5¿m BiCMOS process (using only vertical NPNs and lateral PNPs) amounts to 0.56 mm2.","PeriodicalId":333302,"journal":{"name":"ESSCIRC '95: Twenty-first European Solid-State Circuits Conference","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"26","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC '95: Twenty-first European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/81.477203","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 26

Abstract

In this paper, the core of a universally applicable analog integrated circuit for hearing instruments is presented: a microphone preamplifier and an input-controlled automatic gain control with an adjustable knee level. The test chip demonstrates operation down to 1.05 V and a current consumption between 80 and 125 ¿A. The full-custom chip area in a 2.5¿m BiCMOS process (using only vertical NPNs and lateral PNPs) amounts to 0.56 mm2.
一种用于助听器的低压低功耗全集成前端
本文介绍了一种普遍适用于助听器的模拟集成电路的核心:麦克风前置放大器和可调膝电平输入控制的自动增益控制。测试芯片的工作电压低至1.05 V,电流消耗在80到125 a之间。2.5 m BiCMOS工艺(仅使用垂直npn和横向pnp)的全定制芯片面积为0.56 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信