The behavior of digital circuits under substrate noise in a mixed-signal smart-power environment

Abstract

The behavior of digital circuits in a noisy environment in mixed-signal smart-power systems is described in this paper. Several models and mechanisms explaining the process in which substrate noise affects on-chip digital circuits as well as the noise immunity behavior of digital circuits are presented and discussed. The models and mechanisms are demonstrated by simulations and by extensive test chip-based experimental data.