Bump heat sink technology - A novel assembly technology suitable for power HBTs

H. Sato, M. Miyauchi, K. Sakuno, M. Akagi, M. Hasegawa, J. Twynam, K. Yamamura, T. Tomita
{"title":"Bump heat sink technology - A novel assembly technology suitable for power HBTs","authors":"H. Sato, M. Miyauchi, K. Sakuno, M. Akagi, M. Hasegawa, J. Twynam, K. Yamamura, T. Tomita","doi":"10.1109/GAAS.1993.394439","DOIUrl":null,"url":null,"abstract":"A novel assembly technique, bump heat sink (BHS), suitable for compound semiconductor power HBTs is proposed and demonstrated. In this technique, the heat generated in the transistor junction is effectively conducted away through a gold bump which is located on the top of each transistor unit. Using this technique, power transistors are demonstrated with power added efficiencies /spl eta//sub add/ of 74%, 66% and 61% for 5.0 W, 8.0 W and 10.0 W output CW, respectively, at 0.9 GHz with V/sub cc/=6 V. A three-stage HBT MMIC power amplifier for GSM class 4 is also demonstrated with /spl eta//sub add/ >55% at V/sub cc/=4 V CW operation.<<ETX>>","PeriodicalId":347339,"journal":{"name":"15th Annual GaAs IC Symposium","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"15th Annual GaAs IC Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1993.394439","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

Abstract

A novel assembly technique, bump heat sink (BHS), suitable for compound semiconductor power HBTs is proposed and demonstrated. In this technique, the heat generated in the transistor junction is effectively conducted away through a gold bump which is located on the top of each transistor unit. Using this technique, power transistors are demonstrated with power added efficiencies /spl eta//sub add/ of 74%, 66% and 61% for 5.0 W, 8.0 W and 10.0 W output CW, respectively, at 0.9 GHz with V/sub cc/=6 V. A three-stage HBT MMIC power amplifier for GSM class 4 is also demonstrated with /spl eta//sub add/ >55% at V/sub cc/=4 V CW operation.<>
凸点散热器技术——一种适用于大功率hbt的新型组装技术
提出并论证了一种适用于复合半导体功率hts的新型组装技术——凸块散热片(BHS)。在这种技术中,晶体管结中产生的热量通过位于每个晶体管单元顶部的金凸起有效地传导出去。利用该技术,在0.9 GHz、V/sub /=6 V、5.0 W、8.0 W和10.0 W输出连续波下,功率晶体管的功率附加效率/spl eta//sub add/分别为74%、66%和61%。一个三级HBT MMIC功率放大器用于GSM 4类也演示了/spl eta//sub add/ >55%在V/sub cc/=4 V连续工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信