Design of Hysteresis Comparator with Wide Common Mode Operating Range

Yuhao Yao, Mei Jiang
{"title":"Design of Hysteresis Comparator with Wide Common Mode Operating Range","authors":"Yuhao Yao, Mei Jiang","doi":"10.1109/ICCS56666.2022.9936471","DOIUrl":null,"url":null,"abstract":"In order to improve the ability of hysteresis comparators to suppress noise and interference signals and expand their common mode operating range, an improved hysteresis comparator circuit is proposed based on the analysis of the relationship between input common mode range, the tail current and the flip voltage, utilizing the common mode signal to realize adaptive bias of tail current transistor. Using SMIC 0.18$\\mu$m 1P6M CMOS technology, the simulation results show that when supply voltage is 1.8V, 2.2V and 2.8V respectively, the proposed hysteresis comparator can work normally under the input common mode voltage changes from 0 to 1.5V at five process corners (TT, SS, FF, FS and SF).","PeriodicalId":293477,"journal":{"name":"2022 IEEE 4th International Conference on Circuits and Systems (ICCS)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 4th International Conference on Circuits and Systems (ICCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCS56666.2022.9936471","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In order to improve the ability of hysteresis comparators to suppress noise and interference signals and expand their common mode operating range, an improved hysteresis comparator circuit is proposed based on the analysis of the relationship between input common mode range, the tail current and the flip voltage, utilizing the common mode signal to realize adaptive bias of tail current transistor. Using SMIC 0.18$\mu$m 1P6M CMOS technology, the simulation results show that when supply voltage is 1.8V, 2.2V and 2.8V respectively, the proposed hysteresis comparator can work normally under the input common mode voltage changes from 0 to 1.5V at five process corners (TT, SS, FF, FS and SF).
宽共模工作范围磁滞比较器的设计
为了提高迟滞比较器抑制噪声和干扰信号的能力,扩大其共模工作范围,在分析输入共模范围、尾电流和翻转电压关系的基础上,提出了一种改进的迟滞比较器电路,利用共模信号实现尾电流晶体管的自适应偏置。采用中芯国际0.18$\mu$m 1P6M CMOS技术,仿真结果表明,当电源电压分别为1.8V、2.2V和2.8V时,在TT、SS、FF、FS和SF五个工艺角输入共模电压从0到1.5V变化的情况下,所设计的迟滞比较器能够正常工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信