A 26.5 nJ/px 2.64 Mpx/s CMOS vision sensor for Gaussian pyramid extraction

Manuel Suárez-Cambre, V. Brea, J. Fernández-Berni, R. Carmona-Galán, D. Cabello, Á. Rodríguez-Vázquez
{"title":"A 26.5 nJ/px 2.64 Mpx/s CMOS vision sensor for Gaussian pyramid extraction","authors":"Manuel Suárez-Cambre, V. Brea, J. Fernández-Berni, R. Carmona-Galán, D. Cabello, Á. Rodríguez-Vázquez","doi":"10.1109/ESSCIRC.2014.6942084","DOIUrl":null,"url":null,"abstract":"This paper introduces a CMOS vision sensor to extract the Gaussian pyramid with an energy cost of 26.5 nJ/px at 2.64 Mpx/s, thus outperforming conventional solutions employing an imager and a separate digital processor. The chip, manufactured in a 0.18 μm CMOS technology, consists of an arrangement of 88 × 60 processing elements (PEs) which captures images of 176 × 120 resolution and performs concurrent parallel processing right at pixel level. The Gaussian pyramid is generated by using a switched-capacitor network. Every PE includes four photodiodes, four MiM capacitors, one 8-bit single-slope ADC and one CDS circuit, occupying 44 × 44 μm2. Suitability of the chip is assessed by using metrics pertaining to visual tracking.","PeriodicalId":202377,"journal":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2014.6942084","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

This paper introduces a CMOS vision sensor to extract the Gaussian pyramid with an energy cost of 26.5 nJ/px at 2.64 Mpx/s, thus outperforming conventional solutions employing an imager and a separate digital processor. The chip, manufactured in a 0.18 μm CMOS technology, consists of an arrangement of 88 × 60 processing elements (PEs) which captures images of 176 × 120 resolution and performs concurrent parallel processing right at pixel level. The Gaussian pyramid is generated by using a switched-capacitor network. Every PE includes four photodiodes, four MiM capacitors, one 8-bit single-slope ADC and one CDS circuit, occupying 44 × 44 μm2. Suitability of the chip is assessed by using metrics pertaining to visual tracking.
用于高斯金字塔提取的26.5 nJ/px 2.64 Mpx/s CMOS视觉传感器
本文介绍了一种CMOS视觉传感器,以2.64 Mpx/s的速度以26.5 nJ/px的能量成本提取高斯金字塔,从而优于采用成像仪和单独数字处理器的传统解决方案。该芯片采用0.18 μm CMOS工艺制造,由88 × 60个处理单元(pe)组成,可捕获176 × 120分辨率的图像,并在像素级进行并发并行处理。利用开关电容网络生成高斯金字塔。每个PE包括4个光电二极管、4个MiM电容器、1个8位单斜率ADC和1个CDS电路,占地44 × 44 μm2。通过使用与视觉跟踪相关的指标来评估芯片的适用性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信