Robbe Vancayseele, Brahim Al Farisi, W. Heirman, Karel Bruneel, D. Stroobandt
{"title":"RecoNoC: A reconfigurable network-on-chip","authors":"Robbe Vancayseele, Brahim Al Farisi, W. Heirman, Karel Bruneel, D. Stroobandt","doi":"10.1109/ReCoSoC.2011.5981529","DOIUrl":null,"url":null,"abstract":"This article presents the design of RecoNoC: a compact, highly flexible FPGA-based network-on-chip (NoC), that can be easily adapted for various experiments. In this work, we enhanced this NoC with dynamically reconfigurable shortcuts. These can be used to alter the NoC's topology to adapt to the system's communication needs. The design has been implemented and tested on a Xilinx Virtex-2 Pro FPGA, using the TMAP dynamic datafolding toolflow to automatically generate the reconfigurable hardware and the software reconfiguration procedures. The results show that, using dynamic datafolding, the overhead of introducing this shortcut mechanism is limited.","PeriodicalId":103130,"journal":{"name":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-06-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ReCoSoC.2011.5981529","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9
Abstract
This article presents the design of RecoNoC: a compact, highly flexible FPGA-based network-on-chip (NoC), that can be easily adapted for various experiments. In this work, we enhanced this NoC with dynamically reconfigurable shortcuts. These can be used to alter the NoC's topology to adapt to the system's communication needs. The design has been implemented and tested on a Xilinx Virtex-2 Pro FPGA, using the TMAP dynamic datafolding toolflow to automatically generate the reconfigurable hardware and the software reconfiguration procedures. The results show that, using dynamic datafolding, the overhead of introducing this shortcut mechanism is limited.
本文介绍了RecoNoC的设计:一种紧凑,高度灵活的基于fpga的片上网络(NoC),可以很容易地适应各种实验。在这项工作中,我们通过动态可重构的快捷方式增强了该NoC。这些可以用来改变NoC的拓扑结构,以适应系统的通信需求。该设计已在Xilinx Virtex-2 Pro FPGA上实现并测试,使用TMAP动态数据折叠工具流自动生成可重构的硬件和软件重构程序。结果表明,采用动态数据折叠,引入这种快捷机制的开销是有限的。