IEGT design criterion for reducing EMI noise [injection enhancement gate transistor]

M. Yamaguchi, I. Omura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, T. Ogura
{"title":"IEGT design criterion for reducing EMI noise [injection enhancement gate transistor]","authors":"M. Yamaguchi, I. Omura, S. Urano, S. Umekawa, M. Tanaka, T. Okuno, T. Tsunoda, T. Ogura","doi":"10.1109/WCT.2004.239838","DOIUrl":null,"url":null,"abstract":"The EMI noise of an IGBT/IEGT (injection enhancement gate transistor) circuit is significantly reduced by introducing a new device design criterion. The design criterion improves dV/sub CE//dt controllability during the IEGT turn-on transient without sacrificing the featured low saturation voltage of the IEGT structure. The perfectly floating p-well region, as the criterion, prevents the undesirable V/sub GE/ overshoot and the resultant uncontrollable dV/sub CE//dt. The design criterion has been applied to a 1200 V ultra thin PT-IEGT, and low noise turn-on characteristics have been experimentally obtained. IEGTs with the new criterion enable low noise operation and precise gate control, which are suitable for active gate drive.","PeriodicalId":303825,"journal":{"name":"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WCT.2004.239838","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

The EMI noise of an IGBT/IEGT (injection enhancement gate transistor) circuit is significantly reduced by introducing a new device design criterion. The design criterion improves dV/sub CE//dt controllability during the IEGT turn-on transient without sacrificing the featured low saturation voltage of the IEGT structure. The perfectly floating p-well region, as the criterion, prevents the undesirable V/sub GE/ overshoot and the resultant uncontrollable dV/sub CE//dt. The design criterion has been applied to a 1200 V ultra thin PT-IEGT, and low noise turn-on characteristics have been experimentally obtained. IEGTs with the new criterion enable low noise operation and precise gate control, which are suitable for active gate drive.
降低电磁干扰噪声的IEGT设计准则[注入增强栅极晶体管]
引入一种新的器件设计准则,显著降低了注入增强栅晶体管(IGBT/IEGT)电路的电磁干扰噪声。该设计准则在不牺牲IEGT结构低饱和电压特性的前提下,提高了IEGT导通过程中dV/sub CE/ dt的可控性。完全浮动的p井区域,作为判据,防止了不希望的V/sub GE/超调和由此产生的不可控的dV/sub CE//dt。将该设计准则应用于1200v超薄PT-IEGT上,获得了低噪声导通特性。采用新准则的栅极控制系统能够实现低噪声运行和精确栅极控制,适用于有源栅极驱动。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信