A 14b 200MHz IF-sampling A/D converter with 79.9dB SFDR

Abstract

This paper presents a 14-bit, 100-MS/s time-interleaved pipeline ADC, which samples input signal from 210-MHz IF-band. Digital self-calibration is employed to compensate gain mismatch and offset between time-interleaved channels as well as mismatches arised from a single ADC channel. A timing skew-insensitive parallel S/H circuit is utilized in order to avoid timing skew between parallel ADC channels. The ADC, fabricated in a 0.35- pm BiCMOS (SiGe) takes an area of 10.2 mm2 reaches an ENOB of 11.4 bits with a 79.9-dB SFDR at 192.5- MHz input and draws 1.4 W from a 3.0-V supply.