The BO-MOS RAM cell

J. Sakurai
{"title":"The BO-MOS RAM cell","authors":"J. Sakurai","doi":"10.1109/IEDM.1978.189386","DOIUrl":null,"url":null,"abstract":"A new structure and its fabrication process of MOS dynamic RAM cells are presented for higher density and potentially higher yield. The buried oxide MOS RAM (BO-MOS RAM) cell consists of a planar MOS transfer gate and a buried storage capacitor of N+diffusion. Its operation is identical to that of the conventional one-transistor dynamic RAM cell. The resulting advantages are (a) A cell size of 6F2with the minimum lithographic feature size F is achieved, which is equivalent to one-fifth to one-eighth of the conventional 16 Kbit or 64 Kbit RAM cell. (b) A combination of the smaller cell size and an elimination of the MOS capacitor should result in higher production yield as well as higher packing density in one-transistor dynamic RAM.","PeriodicalId":164556,"journal":{"name":"1978 International Electron Devices Meeting","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1978 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1978.189386","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A new structure and its fabrication process of MOS dynamic RAM cells are presented for higher density and potentially higher yield. The buried oxide MOS RAM (BO-MOS RAM) cell consists of a planar MOS transfer gate and a buried storage capacitor of N+diffusion. Its operation is identical to that of the conventional one-transistor dynamic RAM cell. The resulting advantages are (a) A cell size of 6F2with the minimum lithographic feature size F is achieved, which is equivalent to one-fifth to one-eighth of the conventional 16 Kbit or 64 Kbit RAM cell. (b) A combination of the smaller cell size and an elimination of the MOS capacitor should result in higher production yield as well as higher packing density in one-transistor dynamic RAM.
BO-MOS RAM单元
提出了一种新的MOS动态RAM电池的结构和制造工艺,以提高电池的密度和成品率。埋藏氧化物MOS RAM (BO-MOS RAM)电池由平面MOS转移栅极和N+扩散埋置存储电容组成。其操作与传统的单晶体管动态RAM单元相同。由此产生的优点是(a)单元尺寸为6f2,最小光刻特征尺寸为F,相当于传统16 Kbit或64 Kbit RAM单元的五分之一到八分之一。(b)在单晶体管动态RAM中,较小的电池尺寸和消除MOS电容器的结合应导致更高的产量以及更高的封装密度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信