Compact delay matching solution for reference clock in PCB

Abstract

This paper proposes a compact delay matching solution for reference clock in PCB. The proposed method provides up to 70% area saving compared to the traditional length matching methods. It also provides design and layout flexibility. Effectiveness of the matching network, electrical static performance, and component variation impacts are simulated and compared to conventional methods.