An LSI implementation of an adaptive genetic algorithm with on-the-fly crossover operator selection

Abstract

This paper describes an LSI implementation of a genetic algorithm (GA), called the Genetic Algorithm Accelerator (GAA) chip. The GAA chip is an LSI implementation of a GA, in which two types of crossover operators are supported, and the operator to be actually used in the algorithm is not fixed in advance, but dynamically selected for each pair of chromosomes in the algorithm execution. The GAA chip has been designed with the Verilog HDL and simulated with some benchmark functions. According to the simulation, the GAA chip will run with a maximum 50 MHz clock. The chip has been fabricated with CMOS 0.5 /spl mu/m standard cell technology.