A 4-54GHz Static Frequency Divider with Back-Gate Coupling

Jung-Yu Chang, Shen-Iuan Liu
{"title":"A 4-54GHz Static Frequency Divider with Back-Gate Coupling","authors":"Jung-Yu Chang, Shen-Iuan Liu","doi":"10.1109/VDAT.2007.373247","DOIUrl":null,"url":null,"abstract":"A static frequency divider by using the back-gate coupling technique is presented. The proposed circuit has been fabricated in a 90 nm CMOS process. Driven by the differential signals, the measured operating frequency range of the conventional circuit is from 4 GHz to 48 GHz, while that of the proposed circuit is from 4GHz to 54GHz by choosing the same device size. The measurement result shows that the proposed static frequency divider improves the operating frequency range by 10% with only a little overhead. The maximum power consumption is 39.7 mW from a 1.5 V supply voltage.","PeriodicalId":137915,"journal":{"name":"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2007.373247","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

A static frequency divider by using the back-gate coupling technique is presented. The proposed circuit has been fabricated in a 90 nm CMOS process. Driven by the differential signals, the measured operating frequency range of the conventional circuit is from 4 GHz to 48 GHz, while that of the proposed circuit is from 4GHz to 54GHz by choosing the same device size. The measurement result shows that the proposed static frequency divider improves the operating frequency range by 10% with only a little overhead. The maximum power consumption is 39.7 mW from a 1.5 V supply voltage.
带后门耦合的4-54GHz静态分频器
提出了一种采用后门耦合技术的静态分频器。该电路已在90纳米CMOS工艺中制作完成。在差分信号驱动下,传统电路的工作频率范围为4GHz ~ 48ghz,而在器件尺寸相同的情况下,该电路的工作频率范围为4GHz ~ 54GHz。测量结果表明,该静态分频器的工作频率范围提高了10%,开销很小。在1.5 V电源电压下,最大功耗为39.7 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信