M. R. Nishat, Ushasree Katakamsetty, V. Mehrotra, H. Landis, S. Nakagawa, Gazi Huda
{"title":"Topography hotspot-aware process control metrology cell insertion: DFM: Design for manufacturability","authors":"M. R. Nishat, Ushasree Katakamsetty, V. Mehrotra, H. Landis, S. Nakagawa, Gazi Huda","doi":"10.1109/ASMC.2018.8373199","DOIUrl":null,"url":null,"abstract":"A novel Process Control Metrology (PCM) cell placement methodology to improve Depth of Focus (DOF) control in the advanced VLSI design is presented. PCM cells are typically inserted in both FEOL and BEOL chip design layers in order to control mask image size, improve mask alignment, monitor Critical Dimension (CD), and analyze critical process parameters. As process technology scales down, CMP related hotspots, such as Cu pooling and Depth of Focus (DOF) hotspots at high or low topography areas become prominent[1] and need to be detected, analyzed and accommodated for better yield [2][3]. In the new methodology, an intelligent analysis of design drives optimal placement of conventional PCM cells to achieve better DOF control and CMP monitoring.","PeriodicalId":349004,"journal":{"name":"2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 29th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2018.8373199","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
Abstract
A novel Process Control Metrology (PCM) cell placement methodology to improve Depth of Focus (DOF) control in the advanced VLSI design is presented. PCM cells are typically inserted in both FEOL and BEOL chip design layers in order to control mask image size, improve mask alignment, monitor Critical Dimension (CD), and analyze critical process parameters. As process technology scales down, CMP related hotspots, such as Cu pooling and Depth of Focus (DOF) hotspots at high or low topography areas become prominent[1] and need to be detected, analyzed and accommodated for better yield [2][3]. In the new methodology, an intelligent analysis of design drives optimal placement of conventional PCM cells to achieve better DOF control and CMP monitoring.
提出了一种新的过程控制计量(PCM)单元放置方法,以改善先进VLSI设计中的焦深(DOF)控制。PCM单元通常插入FEOL和BEOL芯片设计层,以控制掩模图像大小,改善掩模对准,监控关键尺寸(CD),并分析关键工艺参数。随着工艺技术的缩小,CMP相关热点,如Cu pooling和Depth of Focus (DOF)热点在高地形或低地形区域变得突出[1],需要检测、分析和适应,以获得更好的产量[2][3]。在新的方法中,智能设计分析驱动传统PCM单元的最佳放置,以实现更好的DOF控制和CMP监测。