High Voltage Complementary Epi Free LDMOS Module with 70 V PLDMOS for a 0.25 μm SiGe:C BiCMOS Platform

R. Sorge, A. Fischer, K. Ehwald, R. Barth, P. Ostrovsky, R. Pliquett, K. Schulz, D. Bolze, P. Schley, D. Schmidt, H. Wulf, H. Grutzediek, J. Scheerer, P. Hartmetz
{"title":"High Voltage Complementary Epi Free LDMOS Module with 70 V PLDMOS for a 0.25 μm SiGe:C BiCMOS Platform","authors":"R. Sorge, A. Fischer, K. Ehwald, R. Barth, P. Ostrovsky, R. Pliquett, K. Schulz, D. Bolze, P. Schley, D. Schmidt, H. Wulf, H. Grutzediek, J. Scheerer, P. Hartmetz","doi":"10.1109/SMIC.2008.21","DOIUrl":null,"url":null,"abstract":"We demonstrate the integration of a low-cost, high-voltage complementary LDMOS module with BVdss of -71V and 83V for the PLDMOS and the NLDMOS, respectively, into an advanced industrial 0.25 mum SiGe:C BICMOS process. The essential deep N-well for the high voltage PLDMOS is formed by a single 6MeV P implantation step. BVdss*ft of the NLDMOS accomplishes record values > 900 VGHz.","PeriodicalId":350325,"journal":{"name":"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMIC.2008.21","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

We demonstrate the integration of a low-cost, high-voltage complementary LDMOS module with BVdss of -71V and 83V for the PLDMOS and the NLDMOS, respectively, into an advanced industrial 0.25 mum SiGe:C BICMOS process. The essential deep N-well for the high voltage PLDMOS is formed by a single 6MeV P implantation step. BVdss*ft of the NLDMOS accomplishes record values > 900 VGHz.
高压互补无Epi LDMOS模块,70 V PLDMOS,用于0.25 μm SiGe:C BiCMOS平台
我们演示了将低成本,高压互补的LDMOS模块(PLDMOS和NLDMOS的bvds分别为-71V和- 83V)集成到先进的工业0.25 μ m SiGe:C BICMOS工艺中。高压PLDMOS所需的深n阱是由一个6MeV的P注入步骤形成的。NLDMOS的BVdss*ft实现记录值> 900 VGHz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信