HDL software development and hardware prototyping of a system-on-chip for an active filter controller

A. Labbé, P. Poure, F. Aubépart, F. Braun
{"title":"HDL software development and hardware prototyping of a system-on-chip for an active filter controller","authors":"A. Labbé, P. Poure, F. Aubépart, F. Braun","doi":"10.1109/ICECS.2001.957617","DOIUrl":null,"url":null,"abstract":"This paper deals with design and prototyping of System-on-Chip (SoC) in power electronics. First, a general methodology, based on Hardware Description Languages (HDL) and Field Programmable Gate Array (FPGA) prototyping is developed. Then, authors present an application case: a SoC for fully digital control of an active power filter. After filter control principle development, the digital controller properties are studied. Choices of operation sequences, specific binary format and ADC size are detailed, justified and validated by mixed simulations. Moreover, design of controller architecture and experimental validation of a FPGA prototype are examined.","PeriodicalId":141392,"journal":{"name":"ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-09-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2001.957617","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper deals with design and prototyping of System-on-Chip (SoC) in power electronics. First, a general methodology, based on Hardware Description Languages (HDL) and Field Programmable Gate Array (FPGA) prototyping is developed. Then, authors present an application case: a SoC for fully digital control of an active power filter. After filter control principle development, the digital controller properties are studied. Choices of operation sequences, specific binary format and ADC size are detailed, justified and validated by mixed simulations. Moreover, design of controller architecture and experimental validation of a FPGA prototype are examined.
有源滤波器控制器片上系统的HDL软件开发和硬件原型设计
本文讨论了电力电子系统片上系统(SoC)的设计与原型。首先,提出了一种基于硬件描述语言(HDL)和现场可编程门阵列(FPGA)原型的通用方法。然后,作者提出了一个应用案例:用于有源电力滤波器全数字控制的SoC。在滤波控制原理发展的基础上,研究了数字控制器的特性。通过混合仿真详细说明了操作顺序的选择、特定的二进制格式和ADC的大小。此外,还研究了控制器的结构设计和FPGA样机的实验验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信