{"title":"HDL software development and hardware prototyping of a system-on-chip for an active filter controller","authors":"A. Labbé, P. Poure, F. Aubépart, F. Braun","doi":"10.1109/ICECS.2001.957617","DOIUrl":null,"url":null,"abstract":"This paper deals with design and prototyping of System-on-Chip (SoC) in power electronics. First, a general methodology, based on Hardware Description Languages (HDL) and Field Programmable Gate Array (FPGA) prototyping is developed. Then, authors present an application case: a SoC for fully digital control of an active power filter. After filter control principle development, the digital controller properties are studied. Choices of operation sequences, specific binary format and ADC size are detailed, justified and validated by mixed simulations. Moreover, design of controller architecture and experimental validation of a FPGA prototype are examined.","PeriodicalId":141392,"journal":{"name":"ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-09-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2001.957617","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5
Abstract
This paper deals with design and prototyping of System-on-Chip (SoC) in power electronics. First, a general methodology, based on Hardware Description Languages (HDL) and Field Programmable Gate Array (FPGA) prototyping is developed. Then, authors present an application case: a SoC for fully digital control of an active power filter. After filter control principle development, the digital controller properties are studied. Choices of operation sequences, specific binary format and ADC size are detailed, justified and validated by mixed simulations. Moreover, design of controller architecture and experimental validation of a FPGA prototype are examined.