T. Satonaka, Y. Tamura, T. Morishita, A. Inoue, S. Katsu, T. Otsuki, G. Kano
{"title":"A neural network embedded processor with a dynamically reconfigurable pipeline architecture","authors":"T. Satonaka, Y. Tamura, T. Morishita, A. Inoue, S. Katsu, T. Otsuki, G. Kano","doi":"10.1109/VLSIC.1992.229257","DOIUrl":null,"url":null,"abstract":"A neural network embedded processor with a dynamically reconfigurable pipeline architecture is described. The processor dynamically changes connections between arithmetic units and memories to obtain the optimum pipeline configuration at every step of the network calculation. The processor attains a learning speed of 18 million connection updates per second (MCUPS), which is approximately 20 times that of the conventional digital signal processor. This processor provides expansibility in the calculation through a larger multilayer network by means of a network decomposition and a distributed processing approach.<<ETX>>","PeriodicalId":269692,"journal":{"name":"1992 Symposium on VLSI Circuits Digest of Technical Papers","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-06-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1992 Symposium on VLSI Circuits Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1992.229257","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
A neural network embedded processor with a dynamically reconfigurable pipeline architecture is described. The processor dynamically changes connections between arithmetic units and memories to obtain the optimum pipeline configuration at every step of the network calculation. The processor attains a learning speed of 18 million connection updates per second (MCUPS), which is approximately 20 times that of the conventional digital signal processor. This processor provides expansibility in the calculation through a larger multilayer network by means of a network decomposition and a distributed processing approach.<>