Effect of flag design on thermal performance of PBGA packages

B. Joiner
{"title":"Effect of flag design on thermal performance of PBGA packages","authors":"B. Joiner","doi":"10.1109/STHERM.2001.915182","DOIUrl":null,"url":null,"abstract":"In order to meet performance requirements, the package design of the 272 27/spl times/27 mm PBGA package must incorporate the best possible thermal path from the die to the printed circuit board to which the package is attached. Unfortunately, the reliability requirements for passing moisture resistance are more easily passed with a minimum amount of copper under the die. This paper reports finite element thermal simulations predicting the effect of the design options on thermal performance. Switching from a solid flag with a solid spreader pad on the bottom of the substrate to a minimal copper design would cause about 3 to 6/spl deg/C/watt increase in junction temperature.","PeriodicalId":307079,"journal":{"name":"Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Seventeenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.01CH37189)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/STHERM.2001.915182","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In order to meet performance requirements, the package design of the 272 27/spl times/27 mm PBGA package must incorporate the best possible thermal path from the die to the printed circuit board to which the package is attached. Unfortunately, the reliability requirements for passing moisture resistance are more easily passed with a minimum amount of copper under the die. This paper reports finite element thermal simulations predicting the effect of the design options on thermal performance. Switching from a solid flag with a solid spreader pad on the bottom of the substrate to a minimal copper design would cause about 3 to 6/spl deg/C/watt increase in junction temperature.
标志设计对PBGA封装热性能的影响
为了满足性能要求,272727 /spl倍/ 27mm PBGA封装的封装设计必须包含从芯片到封装所附着的印刷电路板的最佳热路径。不幸的是,通过防潮性能的可靠性要求更容易通过模具下的铜的最小量。本文报道了有限元热模拟,预测了设计方案对热性能的影响。从基片底部带有固体扩展垫的固体旗子切换到最小的铜设计将导致结温增加约3至6/spl度/C/瓦。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信