V. Delli Colli, R. D. Di Stefano, F. Marignetti, M. Scarano
{"title":"Hardware in the Loop Simulation of a FPGA-based Speed and Position Observer for non-Salient Permanent Magnet Synchronous Motors","authors":"V. Delli Colli, R. D. Di Stefano, F. Marignetti, M. Scarano","doi":"10.1109/IECON.2007.4460218","DOIUrl":null,"url":null,"abstract":"The paper investigates a FPGA implementation of a simple observer aiming to improve the speed estimation behavior and to make a step towards a SOPC PMSM drive sensor-less control. The proposed approach is based on the fast processing provided by the FPGA implementation, allowing to accurately reproduce the continuous time sliding mode and to realize high performance FIR filters. Such filters allow an accurate reconstruction of the position signal by means of phase compensation, and lead to an accurate speed estimation based on the zero-crossing detection of the commutation signals. Moreover, a fast current controller is considered. The paper focuses the whole design flow and confirms the feasibility of the approach by means of hardware in the loop simulation.","PeriodicalId":199609,"journal":{"name":"IECON 2007 - 33rd Annual Conference of the IEEE Industrial Electronics Society","volume":"116 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IECON 2007 - 33rd Annual Conference of the IEEE Industrial Electronics Society","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.2007.4460218","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
The paper investigates a FPGA implementation of a simple observer aiming to improve the speed estimation behavior and to make a step towards a SOPC PMSM drive sensor-less control. The proposed approach is based on the fast processing provided by the FPGA implementation, allowing to accurately reproduce the continuous time sliding mode and to realize high performance FIR filters. Such filters allow an accurate reconstruction of the position signal by means of phase compensation, and lead to an accurate speed estimation based on the zero-crossing detection of the commutation signals. Moreover, a fast current controller is considered. The paper focuses the whole design flow and confirms the feasibility of the approach by means of hardware in the loop simulation.