Time delay calculation in current-mode circuits

Abstract

In this paper time delay calculations for a current-mode circuit are considered and an equivalent circuit model for delay estimation is developed. The relation obtained for the time delay can be adapted to any CMOS current-mode circuit. The proposed calculation method is verified with SPICE using 0.35 μm TSMC MOSIS technology parameters.