{"title":"Crosstalk-insensitive layout generation using artificial neural networks","authors":"A. Ilumoka, T. Chen","doi":"10.1109/EPEP.2004.1407617","DOIUrl":null,"url":null,"abstract":"Crosstalk minimization is carried out on equivalent circuit models of interconnect layout using gradient-based optimization. Optimized SPICE parameters are then used to generate crosstalk-insensitive layouts by use of neural networks. Results obtained - verified by MOSIS fabrication - indicate that crosstalk noise reduction of up to 60% can be achieved with relatively small adjustments to interconnect layout geometry.","PeriodicalId":143349,"journal":{"name":"Electrical Performance of Electronic Packaging - 2004","volume":"104 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-10-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electrical Performance of Electronic Packaging - 2004","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEP.2004.1407617","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
Crosstalk minimization is carried out on equivalent circuit models of interconnect layout using gradient-based optimization. Optimized SPICE parameters are then used to generate crosstalk-insensitive layouts by use of neural networks. Results obtained - verified by MOSIS fabrication - indicate that crosstalk noise reduction of up to 60% can be achieved with relatively small adjustments to interconnect layout geometry.