Continuous-time delta-sigma modulator with an upfront passive-RC low-pass network

Daxiang Li, Yang Zhang, D. Basak, K. Pun
{"title":"Continuous-time delta-sigma modulator with an upfront passive-RC low-pass network","authors":"Daxiang Li, Yang Zhang, D. Basak, K. Pun","doi":"10.1109/ISOCC.2017.8368776","DOIUrl":null,"url":null,"abstract":"A power-efficient third-order single-bit continuous-time Delta-Sigma modulator (CTDSM) with an upfront low-pass network (LPN) is presented. The passive LPN functions as an adder and a filter that realizes a noise transfer function zero and reduces the signal swing at the input of the subsequent active integrator. Transistor-level simulation results in 0.18μm CMOS show that the proposed CTDSM achieves 71.1-dB SNDR over a bandwidth of 2 MHz with a sampling frequency of 256 MHz, while consuming 124.5 μW power from a 1.8-V supply.","PeriodicalId":248826,"journal":{"name":"2017 International SoC Design Conference (ISOCC)","volume":"138 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2017.8368776","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A power-efficient third-order single-bit continuous-time Delta-Sigma modulator (CTDSM) with an upfront low-pass network (LPN) is presented. The passive LPN functions as an adder and a filter that realizes a noise transfer function zero and reduces the signal swing at the input of the subsequent active integrator. Transistor-level simulation results in 0.18μm CMOS show that the proposed CTDSM achieves 71.1-dB SNDR over a bandwidth of 2 MHz with a sampling frequency of 256 MHz, while consuming 124.5 μW power from a 1.8-V supply.
具有前置无源rc低通网络的连续时间δ - σ调制器
提出了一种具有前置低通网络的低功耗三阶单比特连续时间δ - σ调制器(CTDSM)。无源LPN作为加法器和滤波器,实现噪声传递函数为零,并降低后续有源积分器输入端的信号摆幅。在0.18μm CMOS上的晶体管级仿真结果表明,CTDSM在带宽为2 MHz、采样频率为256 MHz的情况下实现了71.1 db的SNDR,而1.8 v电源功耗为124.5 μW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信