Design strategies for ESD protection in SOC

Abstract

Design strategies for efficient ESD protection in system-on-chip (SOC) integrated circuits are discussed. Various options for power clamp and I/O ESD architectures are considered. Multiple ESD protection circuits with feedback triggering have been analyzed using physical mixed-mode circuit-device simulation, utilizing finite element models for MOSFETs.