Xiaosen Liu, H. Krishnamurthy, Claudia P. Barrera, Jing Han, R. Bhatla, Scott Chiu, K. Z. Ahmed, K. Ravichandran, J. Tschanz, V. De
{"title":"A Dual-Rail Hybrid Analog/Digital LDO with Dynamic Current Steering for Tunable High PSRR and High Efficiency","authors":"Xiaosen Liu, H. Krishnamurthy, Claudia P. Barrera, Jing Han, R. Bhatla, Scott Chiu, K. Z. Ahmed, K. Ravichandran, J. Tschanz, V. De","doi":"10.1109/VLSICircuits18222.2020.9162880","DOIUrl":null,"url":null,"abstract":"A dual-rail hybrid analog/digital LDO achieves both high efficiency and tunable high PSRR simultaneously using a dynamic current steering mechanism. Measurements on a 22nm CMOS test chip demonstrate up to −46dB PSRR and 89% efficiency across 0–80mA load from1.8V/1.05V dual-input rails.","PeriodicalId":252787,"journal":{"name":"2020 IEEE Symposium on VLSI Circuits","volume":"37 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSICircuits18222.2020.9162880","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8
Abstract
A dual-rail hybrid analog/digital LDO achieves both high efficiency and tunable high PSRR simultaneously using a dynamic current steering mechanism. Measurements on a 22nm CMOS test chip demonstrate up to −46dB PSRR and 89% efficiency across 0–80mA load from1.8V/1.05V dual-input rails.