Multi-channel multi-gigabit PRBS generator with a built-in clock in 0.18-μm CMOS technology

Chi-Hsien Wu, Jau‐Ji Jou, Hsin-Wen Ting, Shao-I Chu, Bing-Hong Liu
{"title":"Multi-channel multi-gigabit PRBS generator with a built-in clock in 0.18-μm CMOS technology","authors":"Chi-Hsien Wu, Jau‐Ji Jou, Hsin-Wen Ting, Shao-I Chu, Bing-Hong Liu","doi":"10.1109/ISOCC.2017.8368893","DOIUrl":null,"url":null,"abstract":"In this paper, a parallel pseudo-random bit sequence (PRBS) generator circuit with a built-in clock was designed in 0.18μm CMOS Technology. For high-speed operation, the current-mode logic (CML) was used in the circuit. In the PRBS generator, four-channel 2-Gb/s and two-channel 4-Gb/s PRBS signals can be generated. The power consumption of the chip is 554.3-mW at 1.8-V of power supply, and the chip area is 1.196×1.01-mm2. The PRBS generator can be suitable in multi-level modulation and multi-channel transmission tests.","PeriodicalId":248826,"journal":{"name":"2017 International SoC Design Conference (ISOCC)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International SoC Design Conference (ISOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISOCC.2017.8368893","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

In this paper, a parallel pseudo-random bit sequence (PRBS) generator circuit with a built-in clock was designed in 0.18μm CMOS Technology. For high-speed operation, the current-mode logic (CML) was used in the circuit. In the PRBS generator, four-channel 2-Gb/s and two-channel 4-Gb/s PRBS signals can be generated. The power consumption of the chip is 554.3-mW at 1.8-V of power supply, and the chip area is 1.196×1.01-mm2. The PRBS generator can be suitable in multi-level modulation and multi-channel transmission tests.
多通道多千兆PRBS发生器,内置时钟,采用0.18 μm CMOS技术
本文采用0.18μm CMOS工艺设计了一种内置时钟的并行伪随机比特序列(PRBS)产生电路。为了实现高速运行,电路中采用了电流模式逻辑(CML)。在PRBS发生器中,可以产生4路2gb /s和2路4gb /s的PRBS信号。该芯片在1.8 v电源下的功耗为554.3 mw,芯片面积为1.196×1.01-mm2。PRBS发生器适用于多级调制和多通道传输测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信