An Integrated Expert System Environment For DFM In Surface Mount PCB Assembly

H. Ugur, K. Srihari
{"title":"An Integrated Expert System Environment For DFM In Surface Mount PCB Assembly","authors":"H. Ugur, K. Srihari","doi":"10.1109/IEMT.1992.639867","DOIUrl":null,"url":null,"abstract":"Surface Mount Technology (SMT) has emerged as the alternative to through hole technology in the Printed Circuit Board (PCB) domain. SMT ,311ows for decreased component sizes, increased performance, and better packing densities. The complexity of SMT coupled with the need to rapidly cope with market changes has necessitated the integration of the design and manufacturing processe 3. The need to remain competitive has resulted in the need to efficiently design a PCB considering manufacturability, testability, reliability, and cost. This research describes an Integrated Expert System Environment (IESE) that helps promote concurrer t engineering of PCB substrates. The IESE and its component sub-systems were developed on a workstation using LISP. The constrL ction of the IESE and its component subsystems is described. Tne inputs and outputs of each sub-system are addressed. Ideas for further research are presented.","PeriodicalId":403090,"journal":{"name":"Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium","volume":"140 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-09-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1992.639867","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Surface Mount Technology (SMT) has emerged as the alternative to through hole technology in the Printed Circuit Board (PCB) domain. SMT ,311ows for decreased component sizes, increased performance, and better packing densities. The complexity of SMT coupled with the need to rapidly cope with market changes has necessitated the integration of the design and manufacturing processe 3. The need to remain competitive has resulted in the need to efficiently design a PCB considering manufacturability, testability, reliability, and cost. This research describes an Integrated Expert System Environment (IESE) that helps promote concurrer t engineering of PCB substrates. The IESE and its component sub-systems were developed on a workstation using LISP. The constrL ction of the IESE and its component subsystems is described. Tne inputs and outputs of each sub-system are addressed. Ideas for further research are presented.
表面贴装PCB组件DFM集成专家系统环境
表面贴装技术(SMT)已成为印刷电路板(PCB)领域中通孔技术的替代品。SMT, 311w用于减小组件尺寸,提高性能和更好的封装密度。SMT的复杂性加上快速应对市场变化的需要,使得设计和制造过程的集成成为必要。为了保持竞争力,需要有效地设计PCB,考虑可制造性、可测试性、可靠性和成本。本研究描述了一个集成专家系统环境(IESE),有助于促进PCB基板的并发工程。IESE及其组成子系统是用LISP在一个工作站上开发的。介绍了IESE及其组成子系统的结构。对每个子系统的输入和输出进行了寻址。提出了进一步研究的思路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信