Submicron silicon carbide CMOS for smartpower applications

K. Kornegay
{"title":"Submicron silicon carbide CMOS for smartpower applications","authors":"K. Kornegay","doi":"10.1109/ISPSD.1999.764121","DOIUrl":null,"url":null,"abstract":"This paper describes the development of silicon carbide (SiC) submicron CMOS technology for smart power applications. NMOS transistors are fabricated with 0.5 /spl mu/m (drawn) channel lengths while PMOS transistors exhibit punchthrough at 0.8 /spl mu/m channel lengths. Digital logic circuits are also fabricated and exhibit nanosecond switching performance. Finally, performance limiting factors such as parasitic series resistance are also investigated.","PeriodicalId":352185,"journal":{"name":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1999.764121","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper describes the development of silicon carbide (SiC) submicron CMOS technology for smart power applications. NMOS transistors are fabricated with 0.5 /spl mu/m (drawn) channel lengths while PMOS transistors exhibit punchthrough at 0.8 /spl mu/m channel lengths. Digital logic circuits are also fabricated and exhibit nanosecond switching performance. Finally, performance limiting factors such as parasitic series resistance are also investigated.
亚微米碳化硅CMOS智能电源应用
本文介绍了用于智能电源应用的碳化硅(SiC)亚微米CMOS技术的发展。NMOS晶体管的通道长度为0.5 /spl mu/m,而PMOS晶体管的通道长度为0.8 /spl mu/m。还制作了数字逻辑电路,并表现出纳秒级的开关性能。最后,研究了寄生串联电阻等性能限制因素。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信