Application Of A Graph Description Method For Structural And Electrical Analysis Of VLSIs

Abstract

A graph description method is proposed to describe layout pattern data. The Graph can express not only pattern positions but also physical attributes of the patterns. Therefore, the data processing time for structural recognition of LSI is less than a method dealing with pattern data of vertex coordinates directly.