Dynamic Wet-Furnace Dispatching/Scheduling in Wafer Fab

M. Ham, M. Raiford, F. Dillard, W. Risner, M. Knisely, J. Harrington, T. Murtha, Hyung Tae Park
{"title":"Dynamic Wet-Furnace Dispatching/Scheduling in Wafer Fab","authors":"M. Ham, M. Raiford, F. Dillard, W. Risner, M. Knisely, J. Harrington, T. Murtha, Hyung Tae Park","doi":"10.1109/ASMC.2006.1638739","DOIUrl":null,"url":null,"abstract":"The pre-cleaning equipment (or wet etch) in semiconductor manufacturing can load more than one dozen lots at one time. Because of the large capacity, the wet etch plays a key role in keeping the line balanced. After the wet etch operation, the wafers go mainly to furnaces, and the remaining goes to dry etch, CVD, photo or back to wet etch. If the wet etch produces the wafers in unbalanced fashion, the downstream equipment can be starved for inventory. Furthermore, there are often queue time restrictions between the wet etch and the downstream step and vice versa. This paper shows the success story of developing and implementing the wet etch scheduler which enables us to insure the proper inventory level at downstream steps and meet the queue time restriction at Samsung Austin Semiconductor","PeriodicalId":407645,"journal":{"name":"The 17th Annual SEMI/IEEE ASMC 2006 Conference","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 17th Annual SEMI/IEEE ASMC 2006 Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2006.1638739","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

The pre-cleaning equipment (or wet etch) in semiconductor manufacturing can load more than one dozen lots at one time. Because of the large capacity, the wet etch plays a key role in keeping the line balanced. After the wet etch operation, the wafers go mainly to furnaces, and the remaining goes to dry etch, CVD, photo or back to wet etch. If the wet etch produces the wafers in unbalanced fashion, the downstream equipment can be starved for inventory. Furthermore, there are often queue time restrictions between the wet etch and the downstream step and vice versa. This paper shows the success story of developing and implementing the wet etch scheduler which enables us to insure the proper inventory level at downstream steps and meet the queue time restriction at Samsung Austin Semiconductor
晶圆厂湿炉动态调度/调度
半导体制造中的预清洗设备(或湿式蚀刻)一次可装载十几批以上。由于容量大,湿式蚀刻在保持线路平衡方面起着关键作用。湿法蚀刻后,晶片主要进入炉内,其余的则进入干式蚀刻、CVD、光刻或湿法蚀刻。如果湿蚀刻以不平衡的方式生产晶圆,下游设备可能会因库存而短缺。此外,湿蚀刻和下游步骤之间通常存在排队时间限制,反之亦然。本文展示了开发和实施湿蚀刻调度的成功案例,该调度使我们能够确保下游步骤的适当库存水平,并满足三星奥斯汀半导体的排队时间限制
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信