Masayuki Ito, T. Irita, E. Yamamoto, Kunihiko Nishiyama, Takao Koike, Yoshihiko Tsuchihashi, Hiroyuki Asano, H. Yagi, S. Tamaki, K. Tatezawa, T. Hattori, S. Yoshioka, K. Ohno
{"title":"SH-MobileG1: A single-chip application and dual-mode baseband processor","authors":"Masayuki Ito, T. Irita, E. Yamamoto, Kunihiko Nishiyama, Takao Koike, Yoshihiko Tsuchihashi, Hiroyuki Asano, H. Yagi, S. Tamaki, K. Tatezawa, T. Hattori, S. Yoshioka, K. Ohno","doi":"10.1109/HOTCHIPS.2006.7477871","DOIUrl":null,"url":null,"abstract":"This article consists of a collection of slides from the author's conference presentation on Renesas' SH-MobileG1, a single chip application and dual-mode baseband processor. Some of the specific topics discussed include: presrents an overview of the company and its product line; the architecture of SH-MobileG1; 3 CPU configuration; communications architectures; interrupt control facilities; system control capabilities; and power control and leakage current measurements. Also summarizes the feature features and processing capabilities of the SH-MobileG1 line.","PeriodicalId":302249,"journal":{"name":"2006 IEEE Hot Chips 18 Symposium (HCS)","volume":"92 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Hot Chips 18 Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTCHIPS.2006.7477871","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
This article consists of a collection of slides from the author's conference presentation on Renesas' SH-MobileG1, a single chip application and dual-mode baseband processor. Some of the specific topics discussed include: presrents an overview of the company and its product line; the architecture of SH-MobileG1; 3 CPU configuration; communications architectures; interrupt control facilities; system control capabilities; and power control and leakage current measurements. Also summarizes the feature features and processing capabilities of the SH-MobileG1 line.