Low-Distortion Correlated Level Shifting Sample-and-Hold Stage

Abstract

Sample-and-hold (S/H) stages are important components of data converters and other analog and mixed-mode systems. Their performance is usually limited by the nonideal effects in the active block used. This paper describes new architectures for S/H stages which are capable of delivering nearly ideal performance, even when a very basic and imperfect amplifier is used. In realistic transistor-level simulations, the proposed schemes indicated large (~40 dB) improvements in the SNDR and SFDR performance.