Design considerations for a 2 MHz synchronous buck converter in CMOS

Abstract

The design considerations for a 2 MHz synchronous buck converter for a cellular phone RF power amplifier supply are presented. Particular emphasis is placed on the problems associated with achieving this high switching frequency with a current-mode architecture and in an inexpensive 0.5 /spl mu/m CMOS process.