A Wide Band Locking Range Quarter-PhaseGenerator PLL Using 0.13um BiCMOS Technology

Xuelian Liu, J. McDonald
{"title":"A Wide Band Locking Range Quarter-PhaseGenerator PLL Using 0.13um BiCMOS Technology","authors":"Xuelian Liu, J. McDonald","doi":"10.1109/ISVLSI.2012.69","DOIUrl":null,"url":null,"abstract":"This paper presents a quarter-phase 32GHz PLL using 0.13um SiGe BiCMOS technology for a high speed microprocessor. The PLL characterizes a 3-state phase frequency detector (PFD), a charge pump loop filter, a VCO, a frequency doubler and a feedback 1/32 frequency divider. The VCO used in this PLL is a four -- stage ring oscillator that has a wide tuning range with a feed-forward interpolation topology for coarse frequency tuning and varactor diodes load capacitance variation for fine frequency tuning. The PLL has a wide locking range from 24.4 GHz to 39 GHz with a phase noise of-102dBc/Hz at 1MHz offset.","PeriodicalId":398850,"journal":{"name":"2012 IEEE Computer Society Annual Symposium on VLSI","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-08-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Computer Society Annual Symposium on VLSI","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2012.69","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents a quarter-phase 32GHz PLL using 0.13um SiGe BiCMOS technology for a high speed microprocessor. The PLL characterizes a 3-state phase frequency detector (PFD), a charge pump loop filter, a VCO, a frequency doubler and a feedback 1/32 frequency divider. The VCO used in this PLL is a four -- stage ring oscillator that has a wide tuning range with a feed-forward interpolation topology for coarse frequency tuning and varactor diodes load capacitance variation for fine frequency tuning. The PLL has a wide locking range from 24.4 GHz to 39 GHz with a phase noise of-102dBc/Hz at 1MHz offset.
采用0.13um BiCMOS技术的宽带锁相范围四分之一相发生器锁相环
本文提出了一种采用0.13um SiGe BiCMOS技术的高速微处理器四分之一相32GHz锁相环。锁相环具有3态相位频率检测器(PFD)、电荷泵环路滤波器、压控振荡器、倍频器和反馈1/32分频器。该锁相环中使用的压控振荡器是一个四级环形振荡器,具有宽调谐范围,具有用于粗频率调谐的前馈插补拓扑和用于精细频率调谐的变容二极管负载电容变化。锁相环具有24.4 GHz至39 GHz的宽锁定范围,在1MHz偏移时相位噪声为102dbc /Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信