A Standardized Method Reduces Design Time of C-MOS Integrated Circuits and Enables Automatic Checking

Abstract

A method based on a specific implantation associated with an effort of standardization allows to greatly simplify C-MOS integrated circuit design and checking. In spite of a drastic reduction in the number of the different elementary constituents used, realized circuits exhibit excellent characteristics without prohibitive increase of the chip area.