Performance enhancement in deep-submicron poly-SiGe-gated CMOS devices

Wen-Chin Lee, T. King, C. Hu
{"title":"Performance enhancement in deep-submicron poly-SiGe-gated CMOS devices","authors":"Wen-Chin Lee, T. King, C. Hu","doi":"10.1109/VTSA.1999.785988","DOIUrl":null,"url":null,"abstract":"Poly-SiGe- and poly-Si-gated N/PMOS devices with physical channel lengths down to 0.1 /spl mu/m and gate oxide thicknesses down to 25 /spl Aring/ were fabricated. Device performance and reliability were characterized. The poly SiGe-gated NMOS and PMOS devices provide superior current drive due to less gate-depletion effect and higher inversion hole mobility in poly-SiGe-gated devices. In addition, gate oxide integrity in poly-SiGe-gated MOSFET is as good as poly-Si-gated device. Poly-SiGe-gated PMOSFET has better reliability than poly-Si-gated PMOSFET due to reduction of boron penetration.","PeriodicalId":237214,"journal":{"name":"1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453)","volume":"53 7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTSA.1999.785988","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Poly-SiGe- and poly-Si-gated N/PMOS devices with physical channel lengths down to 0.1 /spl mu/m and gate oxide thicknesses down to 25 /spl Aring/ were fabricated. Device performance and reliability were characterized. The poly SiGe-gated NMOS and PMOS devices provide superior current drive due to less gate-depletion effect and higher inversion hole mobility in poly-SiGe-gated devices. In addition, gate oxide integrity in poly-SiGe-gated MOSFET is as good as poly-Si-gated device. Poly-SiGe-gated PMOSFET has better reliability than poly-Si-gated PMOSFET due to reduction of boron penetration.
深亚微米多sigge门控CMOS器件的性能增强
制备了物理通道长度低至0.1 /spl mu/m、栅极氧化物厚度低至25 /spl Aring/的多晶硅和多晶硅门控N/PMOS器件。对器件性能和可靠性进行了表征。多晶硅门控NMOS和PMOS器件由于较少的栅极耗尽效应和较高的反转空穴迁移率而提供了优越的电流驱动。此外,多晶硅门控MOSFET的栅极氧化物完整性与多晶硅门控器件一样好。由于硼的渗透减少,多晶硅门控PMOSFET具有比多晶硅门控PMOSFET更好的可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信