A novel simulation methodology for development of ESD primitives on a 0.18µm analog, mixed-signal high voltage process technology

Abstract

This paper presents a full simulation methodology dedicated to the ESD primitive devices development in High Voltage technology. This workflow based on layout generation, 2D, 3D and mixed-mode TCAD simulations and SPICE simulations provide robust devices sustaining ESD stress tests.