Realization of “skeleton wafer” testing for electrical failure analysis

Abstract

This paper proposes a highly cost-efficient failure analysis method for yield enhancement. A fully automatic “skeleton wafer” testing system has been developed. This system has performed high-throughput accurate probing on each bare die on a sawn wafer from which many chips have been taken away and has enabled high success rate of diagnosis. Extended application for high-temperature measurement was also demonstrated.